Available on RISC-V RV64 only.
Expand description
Invalidate supervisor translation cache for given virtual address and address space
This instruction invalidates any address-translation cache entries that an
SFENCE.VMA instruction with the same values of vaddr and asid would invalidate.